Initial Commit

This commit is contained in:
Sebastian 2020-06-13 21:03:32 +02:00
commit 45d9d4a1ad
5 changed files with 1671 additions and 0 deletions

12
.gitignore vendored Normal file
View File

@ -0,0 +1,12 @@
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*.sch-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache

307
mate-driver-cache.lib Normal file
View File

@ -0,0 +1,307 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_AVR-ISP-6
#
DEF Connector_AVR-ISP-6 J 0 40 Y Y 1 F N
F0 "J" -250 450 50 H V L CNN
F1 "Connector_AVR-ISP-6" 0 450 50 H V L CNN
F2 "" -250 50 50 V I C CNN
F3 "" -1275 -550 50 H I C CNN
$FPLIST
IDC?Header*2x03*
Pin?Header*2x03*
$ENDFPLIST
DRAW
S -105 -270 -95 -300 0 1 0 N
S -105 400 -95 370 0 1 0 N
S 300 -95 270 -105 0 1 0 N
S 300 5 270 -5 0 1 0 N
S 300 105 270 95 0 1 0 N
S 300 205 270 195 0 1 0 N
S 300 400 -300 -300 0 1 10 f
X MISO 1 400 200 100 L 50 50 1 1 P
X VCC 2 -100 500 100 D 50 50 1 1 P
X SCK 3 400 0 100 L 50 50 1 1 P
X MOSI 4 400 100 100 L 50 50 1 1 P
X ~RST 5 400 -100 100 L 50 50 1 1 P
X GND 6 -100 -400 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_CP1
#
DEF Device_CP1 C 0 10 N N 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_CP1" 25 -100 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
CP_*
$ENDFPLIST
DRAW
A 0 -150 128 1287 513 0 1 20 N -80 -50 80 -50
P 2 0 1 20 -80 30 80 30 N
P 2 0 1 0 -70 90 -30 90 N
P 2 0 1 0 -50 70 -50 110 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 130 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_D
#
DEF Device_D D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_D" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TO-???*
*_Diode_*
*SingleDiode*
D_*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 50 -50 -50 N
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
LED*
LED_SMD:*
LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Q_NMOS_GDS
#
DEF Device_Q_NMOS_GDS Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "Device_Q_NMOS_GDS" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X G 1 -200 0 100 R 50 50 1 1 I
X D 2 100 200 100 D 50 50 1 1 P
X S 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Driver_FET_IR2110S
#
DEF Driver_FET_IR2110S U 0 20 Y Y 1 F N
F0 "U" 50 525 50 H V L CNN
F1 "Driver_FET_IR2110S" 50 450 50 H V L CNN
F2 "Package_SO:SOIC-16W_7.5x10.3mm_P1.27mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
ALIAS IR2110S IR2112S IR2113S IR2213S IR25607S IRS2110S IRS2112S IRS2113S
$FPLIST
SOIC*7.5x10.3mm*P1.27mm*
$ENDFPLIST
DRAW
S -200 -400 200 400 0 1 10 f
X LO 1 300 -300 100 L 50 50 1 1 O
X NC 10 200 100 100 L 50 50 1 1 N N
X VDD 11 0 500 100 D 50 50 1 1 W
X HIN 12 -300 0 100 R 50 50 1 1 I
X SD 13 -300 -200 100 R 50 50 1 1 I
X LIN 14 -300 -100 100 R 50 50 1 1 I
X VSS 15 -100 -500 100 U 50 50 1 1 W
X NC 16 200 0 100 L 50 50 1 1 N N
X COM 2 0 -500 100 U 50 50 1 1 W
X VCC 3 300 -200 100 L 50 50 1 1 W
X NC 4 -200 300 100 R 50 50 1 1 N N
X NC 5 -200 200 100 R 50 50 1 1 N N
X VS 6 300 -100 100 L 50 50 1 1 P
X VB 7 300 300 100 L 50 50 1 1 P
X HO 8 300 200 100 L 50 50 1 1 O
X NC 9 -200 100 100 R 50 50 1 1 N N
ENDDRAW
ENDDEF
#
# MCU_Microchip_ATtiny_ATtiny2313A-SU
#
DEF MCU_Microchip_ATtiny_ATtiny2313A-SU U 0 20 Y Y 1 F N
F0 "U" -500 1050 50 H V L BNN
F1 "MCU_Microchip_ATtiny_ATtiny2313A-SU" 100 -1050 50 H V L TNN
F2 "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
ALIAS ATtiny2313-20SU ATtiny2313A-SU ATtiny4313-SU
$FPLIST
SOIC*7.5x12.8mm*P1.27mm*
$ENDFPLIST
DRAW
S -500 -1000 500 1000 0 1 10 f
X PA2/~RESET 1 -600 800 100 R 50 50 1 1 B
X GND 10 0 -1100 100 U 50 50 1 1 W
X PD6 11 600 -700 100 L 50 50 1 1 B
X PB0 12 600 800 100 L 50 50 1 1 B
X PB1 13 600 700 100 L 50 50 1 1 B
X PB2 14 600 600 100 L 50 50 1 1 B
X PB3 15 600 500 100 L 50 50 1 1 B
X PB4 16 600 400 100 L 50 50 1 1 B
X PB5 17 600 300 100 L 50 50 1 1 B
X PB6 18 600 200 100 L 50 50 1 1 B
X PB7 19 600 100 100 L 50 50 1 1 B
X PD0 2 600 -100 100 L 50 50 1 1 B
X VCC 20 0 1100 100 D 50 50 1 1 W
X PD1 3 600 -200 100 L 50 50 1 1 B
X PA1/XTAL2 4 -600 400 100 R 50 50 1 1 B
X PA0/XTAL1 5 -600 600 100 R 50 50 1 1 B
X PD2 6 600 -300 100 L 50 50 1 1 B
X PD3 7 600 -400 100 L 50 50 1 1 B
X PD4 8 600 -500 100 L 50 50 1 1 B
X PD5 9 600 -600 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# Regulator_Linear_L7812
#
DEF Regulator_Linear_L7812 U 0 10 Y Y 1 F N
F0 "U" -150 125 50 H V C CNN
F1 "Regulator_Linear_L7812" 0 125 50 H V L CNN
F2 "" 25 -150 50 H I L CIN
F3 "" 0 -50 50 H I C CNN
ALIAS L7806 L7808 L7885 L7809 L7812 L7815 L7818 L7824
$FPLIST
TO?252*
TO?263*
TO?220*
$ENDFPLIST
DRAW
S -200 75 200 -200 0 1 10 f
X IN 1 -300 0 100 R 50 50 1 1 W
X GND 2 0 -300 100 U 50 50 1 1 W
X OUT 3 300 0 100 L 50 50 1 1 w
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+24V
#
DEF power_+24V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+24V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +24V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+5V
#
DEF power_+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

1
mate-driver.kicad_pcb Normal file
View File

@ -0,0 +1 @@
(kicad_pcb (version 4) (host kicad "dummy file") )

33
mate-driver.pro Normal file
View File

@ -0,0 +1,33 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]

1318
mate-driver.sch Normal file

File diff suppressed because it is too large Load Diff